



Figure 1a (Prior Art)



0944572.083001

Figure 1b (Prior Art)



09/11/2017 10:03:00

Figure 2A





Figure 2B






FIGURE 5




Figure 6




Figure 7




Figure 8b




Figure 9

10 Bit Bit Count Register




Figure 10




Figure 11





Figure 12



0001572, 03001
T00002/251460

Figure 13




Figure 14




Figure 15




Figure 16






Figure 17





32 Bit
Address-Control

DRAM
Interface

Input
Manager
Control and
State
Machines

1024 Bit
Input
Register

1

Masking
and
Enabling
Logic

Equation
Mapper

Mapper
Multiplexor

Mapper Storage
Control and
State
Machines

4

SRAM
Interface

5

Master
Control
Block

Masking
Engine

2

3

Mapper
Engine,
Statistics
Storage and
Equation
State Machine

Time
Accelerator

Flamethrower
ASIC Interface

Figure 19

16 Bit Data

24 Bit
Address-Control

32 Bit Data

Figure 20 (Prior Art)

